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(571 ABSTRACT 
An interface logic circuit permitting the transfer of in- 
formation between two computers having asynchro- 
nous clocks is disclosed. The information transfer in- 
volves utilization of control signals ( including request, 
return-response, ready) to generate properly timed 
data strobe signals. Noise problems are avoided be- 
cause each control signal, upon receipt, is verified by 
at least two clock pulses at  the receiving computer. If 
control signals are verified, a data strobe pulse is gen- 
erated to accomplish a data transfer. Once initiated 
the data strobe signal is properly completed indepen- 
dently of signal disturbances in the control signal initi- 
ating the data strobe signal. Completion of the data 
strobe signal is announced by automatic turn-off of a 
return-response control signal. 
8 Claims, 5 Drawing Figures 
..... B 
I 
https://ntrs.nasa.gov/search.jsp?R=19770005778 2020-03-20T07:09:47+00:00Z
U.S. Patent oct. 26, 1976 Sheet'l of 3 3,988,716 
B 
1 
\ 
9 
I 
U.S. Patent oct. 26, 1976 Sheet 2 of 3 3,988,7 16 
1 
I 
A I t 
I 
I 
I 
I 
I 
I 
I 
I 
1 
I 
I 
I 
I 
I 
I 
1 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
~I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
1 
I 
1 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
1 
U.S. Patent oct. 26, 1976 Sheet 3 of 3 3,988,716 
3,988,7 16 
2 
interchange of control signals I la t u o  unidirecttonal 
request lines and two bidirectional report lines. The 
1 
COMPUTER INTERFACE SYSTEM 
amount of logic circuitry is less than that normally 
ORIGIN OF THE INVENTION employed in prior art buffering schemes. 
The invention described herein was made in the per- 5 Control signals of a proper sequence are intcr- 
formance of work under a NASA contract and is sub- changed betwecn the interface circuits. Such signals 
ject to the provisions of Section 305 of the National are verificd as valid signals at each receiving computer. 
Aeronautics and Space Act of 1958, Public Law Once such verification has been achicvcd, transfer o f  
85-568 ( 7 2  Stat. 435 42L.S.C. 2457). data takes place under cornniand of 3 data strobe pulse 
10 which, once initiated, is assured of indepcndcnt coni- 
pletion. The logic of this invention al1ou.s a data strobe 
1 .  Field o f  the Invention pulse to be sent out only in response to a d i d  series of 
This invcntion relates generally to asynchronous control signal interchange operations. Noisc transicnts 
transmission of data between two computcrs having of certain duration of either polarity are ignored be- 
asynchronous clocks. More particularly the present 15 cause verification of each interchange control signal is 
invention rclates to an interface logic system which, required by the logic of the interface control circuit of 
with a minimum of components and inter-connecting this invention. The verification is accomplished on thc 
lines, verifies that valid information transfer control basis that each control signal must be present for at  
signals exist and assures proper completion of a data least two clock periods of the coniputcr which receives 
strobe pulse. 20 the control signal before the next control signaf o f  the 
7 .  Description of the Prior Art sequence is generated. Transient signals of either 
Computers and/or computer related equipment must polarity, shorter than two clock pulse times, will not be 
be synchronized with one another in order to success- verified. Thus such noisc transients cannot upset trans- 
fully transmit and rcceice control signals and data. If fer of signals between the comniunicatiiig coniputers. 
both computers have a master clock as a common time 2 5  It is thcrefore an objcct of this invention to providc 
hase, the problem is not critical. If the two computers an interface logic system in which each control signal is 
are asynchronous, i.e., each having their own internal verified prior to the transmission of the next upcoming 
time base, and the data transfer rate is intermittent or control pulse. Verification is accomplished in accor- 
asynchronous, synchronization becomes a problem. dance with the clock of the computer which receives 
ates further complications is that false or transient I t  is a further object of this invention to provide a 
pulscs oftcn appear o n  the lines interconnecting the system for eliminating the effects of transient pulses of 
two computers. Such transients, if mistakenly identified either polarity in interface circuits between two com- 
as a control signal, may result in a data transfer se- puters by providing a system for multiple vcrification. 
quence to an upsuspecting computer at a totally h o p -  35 Further objects and the many attendant advantages 
portune time. This aspect of the problem, prior to this of the invention niay bc best understood by refercncc 
invention, has plagued most prior art approaches. to the following detailed dcscription taken in conjunc- 
A common prior art approach for transferring signals tion with the accompanying drawings in which likc 
between two asynchronous computcrs is to use a spe- reference symbols designate like parts throughout the 
cia1 encoding format for the signals to be transmitted. 40 figures thereof. 
BACKGROUND O F  THE INVENTION 
An aspect of the asynchronous problem which cre- 3” the control signal to be verified. 
BRIEF DESCRIPTION OF THE DRAWINGS 
The spccial format includes synchronizing information 
which is conbined with any control signals that are to 
be sent between the computers. Within a receiving FIG. 1 is a block diagram of the subicct interface - 
computer the synchronizing information is separated 
from the control signals, and it is employed to correct 
a locally generated clock so that the local clock is syn- 
chronized to the remote computer’s clock. In such 
devices it is common to employ the corrected clock as 
a shift command for signal buffer shift registers. Incom- 
ing signals are clocked into the buffer shift registers, 
and any time differences between the clocks of both 
computers are absorbed by the signal buffer registers. 
Such prior art solutions are unattractive because 
signal buffer registers waste significant computer time 
and represent additional complex equipment. Further- 
more, the encoding, decoding and other handling of the 
additional synchronizing information is undcsirabk. 
Shifting the local clock also involves costly and signal- 
sensitive synchronizing loops and this is undesirable. In 
summary, such prior art schemes typically exemplify 
complex interface systems as compared with the fea- 
tures of this invention. 
OBJECTS AND SUMMARY OF THE INVENTION 
The subject invention is an interfacc logic system 
which solves the above-noted interface problcms of the 
prior art by providing a novel interface logic circuit at 
each computer. The interface logic circuits utilize an 
- 
logic system, illustrating two asynchronous computers 
FIG. 2 is a detailed block diagram of the interface 
logic circuits of FIG. I ,  illustrating the pulse flow i n  a 
sequence initiated by Computer A, for data from Com- 
puter B; 
FIG. 3 is a schematic diagram of the interface line 
drivers and receivers for the various sections of the 
interface logic circuits of FIG. 2; 
FIG. 4 is a pulse timing diagram illustrating the states 
of the signals on the “request,” “response,” “ready,” 
FIG. 5 is a block diagram illustrating the functions 
45 and associated interface logic circuits; 
5 0  
5 5  and “data strobe” lines in FIG. 2; and 
performed by the circuits of FIG. 2. 
DETAILED DESCRIPTION OF THE PREFERRED 
60 . EMBODIMENT 
Referring to FIG. 1, two computers, Computer A and 
Computer B, each are shown having an interface logic 
circuit, logic circuits A and B respectively. The inter- 
face circuits allow the computers to communicate with 
65 each other so that data may be transferred from one to 
the other. Each interface logic circuit is provided with 
clock pulscs from its associated computcr. An out- 
bound request line (OB REQ) is provided between a 
3,988,7 16 
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omputer and its intcrfacc logic circuit. An outbound 
:quest signal is an initial control signal forming part of 
n entire sequence of control signals that are necessary 
>henever one computer desires to transmit data to the 
thcr computer. 
The interface logic circuits are linked together by 
NO unidirectional inbound request lines (le REO) and 
y two bidirectional report lines - response (RSP) and 
eady (RDY ). The computers are themselves linked 
Jgether by eight bidirectional data transmission lines. 
.hese eight lines carry data read out in parallel form 
ccording to  the strobing system which responds to a 
lata strobe pulse provided by this invention. 
For a brief summary of the operation of the two 
nterfacc circuits, reference ia made to FIG. 5. FIG. 5 
lepicts a diagrammatic control signal flow chart with 
ogic circuits shown simply as blocks. Assume that 
lomputer A is the requcsting computer desiring to 
,end information and that Computer B is the requested 
:omputer which is to receive information. 
Computer A presents data for Computer B on the 
lata exchange lines. That data will be accepted a t  
Zomputer B when a data strobe pulse is delivered to 
Zomputcr B by its interface circuit. An outbound re- 
pest signal (OB REQ) from Computer A is repeated 
ogically as an inbound request signal (IB REQ) for 
Interface B. Interface B, in reply, generates a response 
;ignal (RSP) which is returned to interface A over a 
bidirectional return-response line, shown in FIG. 1. A 
ready signal (RDY) is generated within interface A and 
that signal goes back to interface B from interface A 
over a bidirectional ready line shown in FIG. 1. A data 
strobe signal is thereafter emitted by Computer B’s 
interface and data transfer is accomplished. The ready 
signal plays a dual role in that after the data strobe 
occurs, thc ready signal at interface A is instrumental in 
causing the return-response signal from interface B to 
interface A to terminate. Termination of the rcturn- 
response signal serves as an  announcement to interface 
circuit B that a byte of data has been received. 
The invention provides completion of the data strobe 
signal without dependence of what is happening on the 
input signal line that initiated the data strobe pulse. 
After the data strobe pulse has been properly com- 
pleted, a strobe-complete report is indicated by causing 
the return-response signal to interface A t o  be turned 
off. 
The above-described sequence is applicable for a 
single or multiple data-byte transfer. If multiple bytes 
are to be transmitted, the input request signal persists 
for longer time periods. In such an event, the sequence 
just described repeats itself until the last data character 
is delivered. At that time, all circuits automatically 
resume their normal operating condition and interface 
circuit B is informed that the last character was trans- 
mitted because the return-response signal is turned off 
and remains off. 
With reference to FIG. 4, a timing chart is depicted 
for an operation wherein Computer A is the requesting 
computer and Computer B is the requested computer. 
Computer A initiates an OB REQ signal 405 in the 
form of a transition changing from a low to a high level. 
At time To, the outbound request signal 405 changes to 
a high level. This signal 405 is present on the outbound 
request line OB REQ, FIG. 1, to interface circuit A 
from Computer A. Assuming that all the logic circuits 
in the interface circuit A are in an initial condition for 
a data transfer sequence, interface circuit A repeats the 
4 
OB REQ signal as an IB REQ signal 415 on the inbound 
request line going to interface circuit B. Interface cir- 
cuit B then samples IB REQ 415 against Computer B’s 
clock for two clock pulses 410B and 411B. (It should 
5 be noted that the clock signals for Computer A and 
Computer B are simply labeled “receive” clocks and 
are assumed in synchronism for simplicity of descrip- 
tion. If IB REO signal 415 is present for at least two 
clock pulses, based on Computer B’s clock, interface 
10 circuit B initiates a return-response RSP signal 425. 
RSP signal 425 is transmitted from Computer B’s inter- 
face circuit over the response line to interface circuit 
A. 
Interface circuit A then samples RSP signal 425 over 
15 two clock pulses 412A and 413A, based on Computer 
A’s clock. If RSP signal 425 is present for at  least two 
clock pulses Computer A initiates RDY signal 435. The 
RDY signal 435 is transmitted over the ready line to 
interface circuit B. Interface circuit B then samples 
20 RDY signal 435 over two clock pulses 414B and 415B. 
If the RDY signal 435 is present for at  least two clock 
pulses, a data strobe pulse 450 of one clock duration is 
generated by Computer B’s interface circuit and that 
pulse 450 is transmitted to  Computer 6. Upon the 
25 arrival of this data strobe pulse 450, Computer 13 
strobes the information transmitted over the data trans- 
mission lines, FIG. 1, to Computer A in any well known 
manner. 
If Computer B were the requesting computer, then 
30 the sequence would be the same, only in the reverse 
direction. As will be described, logic elements in the 
interface circuits permit the two-way transmission of a 
sequence of control signals over the request, response 
and ready lines. These logic elements also include a 
35 pair of drivers and receivers at  each end of these bidi- 
rectional lines whose operation automatically routes 
the signals in the proper direction. 
FIG. 3 depicts a suitable bidirectional transmission 
line (such as a RDY or RSP line) in the form of any 
40 well twisted pair of wires. Line drivers 18A and 18B 
may typically comprise two input NAND gates such as 
SN 7438 as shown. Receivers 44A and 448 are one 
input NAND gates such as SN 7400 as shown. These 
gates and the transmission lines are properly termi- 
45 nated and conditioned by employing ground, a voltage 
VCC, and a potential divider including resistors having 
resistance values of approximately 2200 and 3 3 0 0  as 
is well known in the computer art. The manner in 
which signals are transmitted over the bidirectional line 
Referring now to FIG. 2, a detailed description of the 
interface logic circuits of FIG. 1 is provided. Comput- 
ers A and B are provided with identical interface logic 
circuits which function to verify a sequence of control 
5 5  signals between the two computers. The sequence of 
control signals are interchanged for the purpose of 
arriving a t  a verified data strobe pulse. The strobe pulse 
is transmitted to one of the computers for the purpose 
of rcading data from another computer into the one 
Assume that an outbound request signal 405, FIG. 4, 
has emanated from Computer A as an input signal to 
NAND gate 10A. The capital letter after the reference 
numeral indicates the interface logic circuit to which 
65 the numbered element belongs. For convenience, the 
flow of one sequence of control signals is indicatcd by 
the heavy lines and arrowheads shown in FIG. 2. 
NAND gate 10A is conditioned initially by a zero state 
50 is described in more detail with reference to FIG. 2. 
60 computer. 
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Registers 28A and 288 are connected for unidirec- in stage C of register 14A which low level is inverted by 
inverter 34A as a high level input to NAND gate 10A. tional shift-right and parallel load depending upon the 
NAND gate 10A receives and repeats the outbound mode control input signal level from gates 26A, 16B 
request signal 405 as an inbound request signal that is and gates 52A, 54A and 52B, 54B respectively. A fixed 
transmitted to interface circuit B. An inbound request 5 logical I is present at input stage A. Clock pulses shift 
signal such as 415, FIG. 4, includes a transition from a signal states within the register stages with one shift for 
high to a low level. The inbound request signal 415 is each clock pulse. Each register has four stages A, B, C 
inverted twice, once by gate 10A and Once by inverter and D with stage D not bcing used. The parallel entries 
12B. Signal 415 is applied to a mode shift terminal o fa  into each register 28A or 28B arc conncctcd SO that the 
bidirectional 4-bit shift register 14B. 10 registers will shift-right also in this mode with certain 
Clock pulses from Computer B are present at  the modifications as dictated by gates 52A, 52B and 53A 
shift and load terminals of shift register IJB as shown in and 54B. 
FIG, 2. The direction shift for signal levcis,  or states A truth table for nUniCrouS input possibilities 1s pres- 
within the stages of register 148 is controlled by the ented in Table 1 .  As shown in Table I, the following 
polarity of the signal on the inbound request line, Sig. l 5  c'ector argument is derived. When an input signal, S, 
rial StateS register 1 4 ~  occur at Computer B from gate 26A ( o r  gate 26B) is a high level. or a 1. then 
clock t imes ,  A logic level  1 signal is provided at the a I is entered into the shift-right connected entry of 
upper rightmost terminal of shift reg,ster 1 4 ~  and 0 register 28A upon appearancc of a clock pulse A. What 
logic level  is introduced in to  the lower leftmost termi- is in register stage B is always entered into register stage 
na! for this shift on the 20 C, while the status of register stage B is a function of 
shift mode inpu t  fC,,. shift register 148, i n  conjunction the polarity of the illput Signal and the Contents of the 
with clock B pulses and the fixed 0 and I i npu t  Ievcls, remaining register stages. When an input signal for the 
determines the mode control is a 0, thc register is connected for shift- 
right and what is in stagc A will always bc shifted to register IJB. 
For example, the inbound request is at a low 25 stagc B. When the mode control input is a I ,  what is in 
i,e,, stage A is always shifted into stage H with the exception 
and 54A ( o r  gates 52B and 548) enter a I into stage B 
rather than entering the 0 from stage A into stage B. 
3 0  The purpose for this exception is described in detail 
hereinafter in  connection with a further description of 
Truth Table No. I .  
Returning now to FIG. 2, the operation of register 
is described, 
5 
~h~ polarity 
of logic levels, or states, 
signal from inverter 12B is at a logic 
Ievei,  zerOS arc shifted to the right register ]4B, of s = I 1  A = 0? and = I n  that exception, gates 52A 
with one shift occurring with each clock B pulse. A 
continued low level thus results in zeros appearing at all 
register stages within shift register 14B. 
When a high level is present at the mode control 
input for register 14B, the shift register assumes a shift- 
due to the fixed 1 's input at  the upper righthand corner 35 cei\.,ed at 
of register 14B. If the request signal maintains its high 
level for two clock pulses, the fixed 1 level from the 
upper right hand input terminal is shifted first into stage 
D and next into stage C of register 14B. With a 1 pre- 
left mode such that logic ICve' I ' s  enter from the right 28A in respotldjng to the signal re- 
Gates J2A and 38A are each normally to 
deliver high or true i n p u t  signals to gate 26A. Gate 
26A, i n  turn,  n o r m a l l v  a low or 0 state as an 
input to stage A or register 28A. Register 28A thus has 
as a low level is inverted by inverter 44 to a high or true 18B change. 
from stage C to a low level thus disabling that gate 4 2 ~  to go low and thus the output ofgate 26A to 
irrespective .of what signal conditions may exist on the a high level, The high level  on the mode con t ro l  
just described establishes an interlock safeguard when clock pulse from computer clock, If the return- 
an inbound request is received at interface B and thus response signal persists for second clock pulse, thetl a 
giving inbound data priority. Inhibiting gate 10B pre- B of register 2 8 ~ .  When register 
vents Computer B from attempting to signal interface B contains a 1,  the high level is applied as an input 
A that it wants interface A to request data from Corn- 5 0  signal t o  gate 32A as shown by the darkened signal flow 
puter B. line. Both input signals to gate 32A are high at  that 
Concurrently, at gate 18B a high level from register c instant so the output signal of gate 32A goes low. Tran- 
is present together with a high level from the output of sition of the output of gate 3 2 ~  from ;L high to low 
gate 20B. Gate 20B monitors stages B and c of register level forms ready pulse 435, FIG, 4. 
28B, which stages are normally i n  a 0 or low state thus 5 5  At this point, it should be noted that the status of 
resulting in gatc 2OB's output normally being high. The register stages for register 2fjA is as follows: A 1, B = 
output of gate 18B thus goes low and delivers a return- I and C = 0. As shown by underlining in Truth Table 
response signal to interface A via the return-response No. I ,  that condition is proper for a data strobe signal 
line 19. provided that the output signal from inverter 13A is 
Gate 26A is a mode control gate for register 28A at 60 also high. I11 thfs instance, however, inverter 13.4 is 
interface A. Registers 28A (and register 28B) serve inverting the high level of OB KEQ signal 405, FIG. 4, 
dual functions in that each is capable of generating a and thus no  data strobe signal is emitted from gate 60A. 
ready signal and a data strobe pulse. In  the example At interface B, ready pulse 435 is gated through to 
under consideration however, register 28A generates a register 28B in exactly the same manner as that just 
ready signal which follows the darkened signal flow 65 described for the return-response signal 425 at inter- 
lines to interface 8. The manner of generating the face A. At interface B. however. inverter 13B presents 
ready signal is described hereinafter following a de- a high level to gate 60B since OB REQ line 15B is at a 
scription of operation of registers 28A and 28B. low level. 
sent in stage c, the input conditions for gates and 40 its stages set in 0 states. When a return-response signal 
level, the conditions are satisfied for the output of gate At gate loB, the inverter 34B inverts the high level 
OB REQ line 15B* AccordinglY, the circuit operation 45 lead stores a I first into stage A at the occurrence of 
is moved into 
3,988,7 16 
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Read} signal 435 iS verificd a h  /OW for t&'o clock 28B shifts right whether ready signal 435 is high or ]OM'. 
ieriods as earlier described. If it is s o  verificd, then 
q i s t e r  28B has its stages in the following states: A = I 
3 = I and C = 0.  This vector gencratcs data strobe 
3ulse 450, FIG. 4. Data strobe pulse 450 is thus emitted 
'roni gate 60B. Data strobe pulsc 450 is a negative 
,n  FIG. 4. 
Thus. in  event, the 1 wil l  be shifted in to  stage c 
in  order to terminate the data of the 
input status of the mode control signal from gate 26B to 
rcgistcr 28B. 
tions and shows the circuit operation as just descrihed 
for either register 28A or register 28B. It would unduly 
inpu t  conditions in  ~ ~ b l ~  N ~ ,  1  suffice it to 
say that the interface logic circuits properly initiate and 
complete a data strobe for all possible input conditions. 
15 The presence of noise spikes of either polarity less than 
two clock pulses in duration do  not complete the shifts 
necessary for initiation of a data strobe. Table 1 is 
self-explanatory in that regard and thus need not be 
dexribed in  any detail. 
TABLE I 
3 ~ 1 s ~  having a duration for one clc,ck period as shown Table NO. 1 presents several possible input condi- 
Data strobc pulse 450 is completed upon the next 
States. A I state in  stage C is inverted by inverter 56B 
md thus that status terminates the data strobe pulse by 
disabling gate 60B. Concurrently, t he  1 state in stages B 
and the output of 20B to go low, Accord- 
ingly, the output signal from gate 18B goes low. 
Reference to FIG. 4 shows that thc completion of 
data strobe pulse 450 terminates the return-response 
Pulse 425 as shown symbolically by dashed arrow 451. 
That termination of pulse 425 is dictated by the I in 
stages B and C of register 28A. Because both register 20 
28A and 28B must shift right for two clock pulses, the 
clock pulses later by termination of ready signal 435, as 
shown symbolically by arrow 452. Two clock pulses A B C A 
later, as shown by arrow 453, the return-response 475 25 0 0 0 0 0 0 0 I I I 1 
is formed because the inbound request signal 415 is still 
low. The sequence just described defines the data 0 0 0 0 0 0 0 0 1 I I I 
strobe period T, shown in FIG. 4. 
Interface circuit B is adapted to automatically an- 
nounce to the interface A that the data strobe pulse is 30 
completed. That announcement occurs because strobe 1 1  1 o1 O' I I 
completion occurs when stage B = 1 and C = 1. These 
stages satisfy the input conditions to gate 20B and thus 
its output goes low and gate 18B goes high and termi- 
nates the return-response pulse. Reference to FIG. 4 35 
shows by arrow 450 that return-response signal 425 o o 
goes high at the completion of data strobe pulse 450. 
When the return-response line is high, as described 0 0 0 I 0 0 0 0 I 1 I 1 
earlier, the mode control signal at the output of gate 
26A changes to a zero level, and because that level is 40 
held for two clock pulses, the Omovesintostage Band I I I I 
thus disables NAND gate 32A. Disabling of NAND 
gate 32A changes the level at mofe control gate 26B 
such that a zero again moves into shift register 28B and 
that 0 is clocked into register 28B. Two more clock 45 0 () 0 0 0 
pulses will move the 0 to stage B of register 28B. At 
that instant, if the request line isstill low, the conditions I f 0 0 I 1 0 0 1 1 0 0 
are again satisfied for gate 18B to go low and form 
another return request pulse. The operation as just I 11 I 01 I [ I  I o I I [ I  I o ]  
described repeats itself and another data strobe pulse 50 
470, FIG. 4, is generated during the second data byte 
transfer period T I .  As shown in FIG. 4, a three byte 
transfer is involved. Thus the operation as described 0 0 0 I I 1 
:lock puke when the St>tgCs B and c both are set to 1 '0 extend the description of this invention to furnish all 
termination o r  return-response 425 is followed two Section A 
I I O  0 0  0 0 0 1  1 I 1  
I I 0 0 I O "  I 1 
0 0 1 0 1  I 1 0 * 1  
L--------- 
0 0 0 I I ' I  I *01;  L --------- a 
O I 
-, 
repeats itself once more to form a third data strobe 
pulse 490. 55 
After data strobe 490 is completed, all three data 
,) 
" I 1  
bytes have been transferred. As shown in FIG. 4, the 
request line may be turned off at a time when the third 
ready signal 465 is first formed. Nevertheless, interface I 
circuit B continues to form and complete the data 60 I 
strobe pulse 490. Completion of data strobe 490 when 
the request line is high, places the logic circuit of inter- 
face B into an initial condition. 
1 ,  and C = 0 is formed in shift register 28B, a data 65 
strobe pulse 450 is initiated and it will be completed 
even if ready signal 435 were to suddently go high due 
I 
It should be notedthat once the vector o f A =  I ,  B =  0 o o I o o o I o o o I 
O I " " I 
to a noise transient. This event occurs because register 1 11 I 0 1 0  0 1 0 I I 0 0 
3,988,7 16 
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e. Thc ready signal. inbound t o  the recipient devicc, 
is sampled. shnchronized, and used to forni a data 
S A B C ' S  A U C S  A H c' f. Upon completion of the data strohe pulse, the 
5 inhound ready signal is used to turn o f f  thc out- 
bound response signal. 
0 I) 0 I I t i  I 0 1 g. Turnoff of the outbound response line will in turn 
cause turnoff of the inbound rwdy line. 
h. Turnoff of  the inbound ready line will agaiii cause 
the outbound response linc to turn on. conditional 
on the request line being on, for receiving of the 
next  bytc of data. 
i .  At the end of a block transmission, the request line 
is turned off by the transmitting device simulta- 
ncously with the ready line, outbound from the 
transmitting device for the last character being 
turned on. 
j .  Release of an inbound request line is recognized 
only upon the third clock pulse of a recipient de- 
TABLE I -continued 
Seciiwi A strobe pulsc. 
1 0  I rl 1 1  I I  1 )  0 0 1 ' I  
At this point. however. a special consideration of one 
case of Table No. I should be discussed. If the input 
sigrlal is high to shift register 28A or 28B for an ex- 
tended pcriod as shown at  Section A of Table 1, and a 
single noise spike occurs for a duration of one clock 
pulse, that noise spike may be viewed as a 0, see, for 
examde. the 0 with an asterisk in Table No. l .  That 0 
wculd be entered into a shift register such as register 
2SA as for 0 for stage A.  If that 0 were allowed to 
propagate to stage C while a high, or I ,  condition is at 
the mode control input, S, the conditions after shifting 
would he established to cause generation of a data 
strobe pulse. Propagation of a 0 stage C while 1's are in 
stages A and B would result in initiation and subse- 
quent completion of a data strobe at an incorrect time 
as shown by the dashed block. This condition can, 
however, not occur because of the presence of vector 
modification gates discussed earlier. Thus, as shown in 
Section A of Table 1, when the mode control receives 
a noise transient and that transient is moved into stage 
A as a 0, the presence of a 1 in stages B and C coupled 
with a high or I present as the mode control input S 
satisfies logic gate 548, FIG. 2 and its output goes low. 
This causes the input to gate 52B to go low and the 
output of gate 52B to go high. A high output from gate 
528 makes stage B assume a 1 upon occurrence of the 
clock pulse that would otherwise move the 0 noise 
transient into stage B. Accordingly, the possibility of a 
false data strobe is prevented from occurring. 
In summary, the interface circuits of this invention 
avoid ambiguities that might be caused by random 
noise on the signal lines, and synchronize the transmis- 
sion interface timing control signals to an internal clock 
of a recipient device. A control signal is sampled by the 
internal clock of the recipient device and a signal tran- 
sition is recognized only upon the second consecutive 
sample that the control signal remain in its new state. A 
noise spike of either polarity of a duration less than two 
clock periods will have no effect on the receiving sys- 
tem whenever such a noise spike may occur. 
The operation and time sequence of the various con- 
trol signals for a data transfer is summarized as follows: 
a. An outbound request signal is coupled onto an 
outbound request line by the transmitting device. 
b. The outbound request signal places a signal o n  an 
20 vice. The reason for this criteria is that the-inbound 
request line is used in an unbuffered non-stored, 
form in order to enable the outbound response linc 
and consequently also to release the same. The 
outbound response linc must then remain enabled 
until the data strobe for the last character hytc has 
been completed. Stated differently, turn-off of  the 
outbound response line occurs normally at the 
trailing edge of the data strobe pulse which is at the 
end of the third time period of the ready line re- 
ceiving register. For the last character the release 
of the outbound response line is caused by either 
removal of an inbound request signal or  the data 
strobe being completed. Release of the responsc 
line by the inbound request line may not precede 
the release by the completion of the data strohe. 
The operation of a signal synchronizing and noise 
control receiving register for the transmission interface 
timing control signals, in general, and for the ready linc 
register, in particular, is summarized as follows: 
a. A signal change is recognized only if the signal 
remains in its new state for two consecutive clock 
periods after the signal has remained in its prior 
state for two clock periods. 
h. A data strobe will be generated only for a unidircc- 
tional change of the input signal. 
c. Once a data strobe pulse has begun to form, it will 
he completed independently and the fact that it 
was completed will bc independently reported. 
Independently, as used here, implies independence 
of what is happening on the input signal line. 
d .  A noise spike of either polarity of a duration less 
than two clock pcriods occurring at  any time will 
not be the cause of a double data strobe pulse, nor 
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will such a noise spike interrupt the forming of a 
data strobe pulse nor interrupt the subsequent re- 
port signal that a data strobe pulse was formed. 
What is claimed is: 
1. Apparatus for controlling the transfer of data from 
a first computer to a second computer, said computers 
5 5  
L .  I 
inbound request line which is sampled and SYn- 60 having asynchronous clocks, said apparatus compris- 
chronized by the recipient device. 
c. The synchronized inbound request signal Places an first interface means associated with said first com- 
outbound response signal on the outbound re- puter; 
sponse line. second interface means associated with said second 
d. The signal o n  the response line, inbound to the 6 s  computer; 
transmitting device, is sampled, synchronized and said first interface means including means responsive 
causes the generation of a signal on its outbound to said first computer for transmitting a request to 
ready line. transmit signal to said second interface means; 
ing: 
3,988,7 16 
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said second interface means including means for means for providing said unidirectional shift register 
responding with a response signal to said first inter- with logic level signals of a first polarity at one 
face means, only if the request to transmit signal input terminal thereof; 
has been received for at least two clock times of means for overriding the state of one of the storage 
said second computer; locations in said second bidirectional shift register 
said first interface means including means for re- with a signal of opposite polarity to that of said first 
sponding with a ready signal to said second inter- polarity; 
face means, only if the response signal has been and means for inhibiting said override means respon- 
received for at least two clock times of said first sive to thc presence of said ready signal. 
computer; and 7.  The apparatus according to claim, 1 whcrein said 
second interface including for means for responding with said ready signal includes a 
responding with a data strobe signal to said second 
computer, only if the ready signal has been re- 8. An interface logic circuit, comprising: 
ceived for at  least two clock of said second a serially connected bidirectional shift register having 
input terminals at either end for entering logic level computer. 
signals of opposite polarity, a clocking terminal and 2. Apparatus in accordance w'ith claim 13 further 
a mode control terminal for determining the direc- 
tion of shift of .said bidirectional shift register; said second interface means, including interlock means for entering fixed logic level signals of oppo- means, responsive to rcceipt of said request to site polarities at opposite ends of said bidirec- transmit signal for a duration of at least two clock tional shift register in response to the character times of said second computer for inhibiting trans- of a request to transmit signal received from a mission of a request to transmit signal by said sec- remote location; 
means operably connected to one of the storage ond interface means. 
locations of said bidirectional shift register for 3. The apparatus according to  claim 1, wherein said 25 
generating a response signal responsive to a pre- 
determined state of said cine register; means responsive to the termination of said data 
a unidirectional shift register having at least one strobc signal for terminating the response signal 
being transmitted to said first interface means. clocking terminal, a signal input terminal, a plu- 
4. Thc apparatus of claim 3 wherein said second 30 ral,ty of output terminals corresponding to *he 
individual storagc locations within said unidirec- 
means responsive to the interruption of said response tional shift register, and parallel feed input termi- 
signal for re-enabling the transmission of a request nals associated one each with the individual stor- 
to transmit signal from said second interface means age locations within said unidirectional shift reg- 
if directed by said second computer. 35 ister; 
5. The apparatus according to claim 1, wherein said means for applying a logic level signal of a prede- 
means for responding with a response signal includes a termined polarity to a preselected one of the 
bidirectional shift register; and storage locations in said unidirectional shift reg- 
means for coupling said request to transmit signal to ister in response to a ready signal received from 
a mode shift terminal of said bidirectional shift 40 said remote location; and 
register for controlling the direction of shift, said means for overriding the state of a preselected one 
bidircctional shift register being provided with of the storage locations in said unidirectional 
fixed logic level signals of opposite polarity at op- shift register with a logic level signal of a polarity 
positc input ends thereof. opposite to said predetermined polarity, in the 
6. The apparatus according to claim 1, wherein said 45 absence of an input signal to said unidirectional 
shift register. 
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unidirectional shift register. 
15 
comprising: 
second intcrface means further includes: 
interface means further includes: 
means for responding with said data strobe signal in- 
cludes a unidirectional shift rcgister; * * * * *  
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